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ABSTRACT 
Studying the electrical and structural properties of the interface of the gate oxide (SiO2) with silicon 
carbide (4H-SiC) is a fundamental topic, with important implications for understanding and 
optimizing the performances of metal-oxide-semiconductor field effect transistor (MOSFETs). 
In this paper, near interface oxide traps (NIOTs) in lateral 4H-SiC MOSFETs were investigated 
combining transient gate capacitance measurements (C-t) and state of the art scanning transmission 
electron microscopy in electron energy loss spectroscopy (STEM-EELS) with sub-nm resolution. 
The C-t measurements as a function of temperature indicated that the effective NIOTs discharge 
time is temperature independent and electrons from NIOTs are emitted toward the semiconductor 
via-tunnelling. The NIOTs discharge time was modelled taking into account also the interface state 
density in a tunnelling relaxation model and it allowed to locate traps within a tunnelling distance 
up to 1.3nm from the SiO2/4H-SiC interface. On the other hand, sub- nm resolution STEM-EELS 
revealed the presence of a Non-Abrupt (NA) SiO2/4H-SiC interface. The NA interface shows the re-
arrangement of the carbon atoms in a sub-stoichiometric SiOx matrix. A mixed sp2/sp3 carbon 
hybridization in the NA interface region suggests that the interfacial carbon atoms have lost their 
tetrahedral SiC coordination. 
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INTRODUCTION 
Today, silicon carbide (4H-SiC) is the most promising wide-bandgap semiconductor material for 
power electronics applications1. In particular, 4H-SiC metal–oxide–semiconductor field-effect 
transistors (MOSFETs) have been already commercialized and employed as power-switching 
devices. However, the electrical properties of the SiO2/SiC interface at the gate region of the 
MOSFETs are still far from the ideal behavior 2. In particular, the most critical issues affecting the 
4H-SiC MOSFETs performances are related to the low channel mobility and the threshold-voltage 
instability, mainly attributed to the high interface state density (Dit) near the conduction band edge 
(EC) of 4H-SiC and to the presence of near interface oxide traps (NIOTs)3,4. The NIOTs are 
electrical active defects in the gate oxide close to the interface, which can trap carriers via tunneling 
mechanisms from the SiC substrate.  
Using photo-stimulated tunnelling, Afanas’ev et al. 5,6 proposed a model of NIOTs at an almost 
identical energy position (2.77 eV below the EC of SiO2) in different MOS structures both in Si and 
SiC. However, due to the fact that in 4H-SiC this oxide trap level is almost aligned to the bottom of 
the conduction band, the NIOTs can trap free carriers when electrons are attracted from the 
semiconductor substrate toward the insulator interface (as it occurs in the MOSFET channel). Thus, 
the NIOTs are often considered to be co-responsible, together with the interface states, for the low 
electron mobility in 4H-SiC MOSFETs7. However, the non-unique fabrication processing kept a lot 
of open question concerning the nature of the NIOTs in SiO2/SiC materials. Hence, the location, 
distribution and chemical nature of the NIOTs have attracted the interest of the SiC scientific 
community and remains on of the hot topic for the materials science community. 
Several alternative hypotheses to the Afanas’ev et al. have been proposed to explain the 
formation of the NIOTs and their nature, e.g., the presence of carbon clusters8 and/or a carbon-rich 
transition layer (up to 10nm thick) at the SiO2/SiC interface formed during thermal oxidation of 
SiC9, the presence of oxygen vacancies10 or nitrogen-related defects in SiO211, etc. However, some 
earlier published results are not confirmed and unanimously accepted. Clearly, the chemical nature 
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of the NIOTs in gate oxides on SiC remains a debated topic. In addition, their location inside the 
SiO2 layer is another important information, since it determines their response time and, hence, has 
an impact on the MOSFETs channel conduction.  
In this context, we have recently shown that the presence of negatively charged NIOTs in the 
SiO2 layer can be responsible of the observed anomalous temperature dependence of the gate 
current in lateral MOSFETs12. In particular, introducing a modified Fowler Nordheim (FN) 
tunneling model to consider the change of the oxide electric field during neutralization of the NIOTs 
by holes injection enabled us to estimate a density of NNIOT=2×1011 cm-2 12. However, the nature and 
the position of the NIOTs with respect to the SiO2/SiC interface have not been discussed in that 
work.  
Recently, adapting the Yuan’s distributed circuit model (which assumes a uniform distribution of 
NIOTs) [13], Zhang et al.14 modified the model and assumed an exponentially decaying distribution 
of the NIOTs from the SiO2/4H-SiC interface. In particular, from the fit of the frequency dependent 
capacitance and conductance measurements collected in MOS capacitors under strong 
accumulation, they estimated an amount of NIOTs of ~11×1020cm-3eV-1 close to the SiC conduction 
band edge for the as-grown oxide14. The amount of NIOTs was reduced after a post-oxidation-
annealing (POA) in NO down to ~3×1020cm-3eV-1, which is typically adopted to increase the 
channel mobility. Furthermore, these authors also discussed the effect of the POA time14. In 
particular, the NIOTs distribution in the oxide is shrunk increasing the POA time from 10 min up to 
1 hour. It decreases exponentially in both cases but it is reaching one tenth of the interface initial 
value at 2 nm or at 1 nm from the SiC interface as a function of the duration of the POA.  
Recently, C. X. Zhang, et al.15 used TCAD simulations to demonstrate that the low- frequency 
noise of the MOSFET is caused primarily by interface traps and DFT simulation to attribute these 
traps to carbon vacancy clusters and nitrogen dopant atoms at or near the SiC/SiO2 interface; but in 
that paper a chemical direct investigation of the NIOTs is not reported yet. Moreover, M. S. 
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Dautrich, et al.,16 employed a magnetic resonance technique to study the deep trapping states 
extending below the SiC/SiO2 interface into the SiC bulk. However, the authors clearly mention that 
their (referred to the NIOTs) “electronic properties are yet unknown”. This demonstrated that the 
topic remains still unclear and deserves further investigation combining electrical and chemical 
measurements with very high spatial resolution. 
Finally, Fujino and Kita17 presented a method to characterize the NIOTs in MOS capacitors using 
transient capacitance (C-t) measurements. In particular, the comparison between the measurements 
at room and low temperatures enabled them to determine the responses of the shallow and deep 
traps in the oxide.  
In the present work, an electrical and chemical cross characterization of the NIOTs at the 
SiO2/4H-SiC interface with a sub-nm resolution is presented. The electrical active defects within the 
gate oxide were investigated by carrying out transient capacitance (C-t) measurements, estimating 
the effective relaxation time of the NIOTs within the oxide. In addition, scanning transmission 
electron microscopy (STEM) and sub-nm resolution electron energy loss spectroscopy (EELS) 
probed the chemical composition of the SiO2/4H-SiC near-interface region, associating the NIOTs 
to carbon-related defects in the first nanometer of a non-stoichiometric SiOx matrix in the Non-
Abrupt (NA) SiO2/4H-SiC interface.  
 
EXPERIMENTAL DETAILS 
Lateral MOSFETs were fabricated on 4°-off-axis n-type (0001) 4H-SiC epitaxial layers with a 
doping concentration of 1×1016 cm-3 onto a heavy doped 4H-SiC substrates. The p-well consisted of 
an Al-implanted region with an acceptor level of NA~1017cm-3 activated at 1650°C. The gate oxide 
was a 40 nm thick SiO2 layer that was subjected to a post-deposition-annealing (PDA) treatment in 
N2O-ambient at 1150°C for four hours to achieve acceptable values of the channel mobility18.  
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The capacitance voltage (C-V) and the transient capacitance (C-t) characteristics of the devices 
were measured in a CASCADE Microtech probe station, using a Keysight B1505A parameter 
analyzer.  
The lateral MOSFETs were used as electrical test vehicle to control at glance both the electron 
and the hole injection in the insulator and to perform the temperature dependent transient 
capacitance measurements (C(t)).  
STEM analyses were performed in a state of the art (Cs)-probe corrected JEOL ARM200CF at a 
primary beam energy of 200 keV operating in scanning mode. Image are acquired in dark field z-
contrast configuration using an annular dark-field detector. Electron Energy Loss (EELS) 
Spectroscopy Images are collected with a Gatan Quantum spectrometer in dual EELS configuration 
for energy drift correction. The energy dispersion was set to 0.25 eV/pixel in order to have all the 
three elements edge (100eV for silicon, 285eV for carbon and 530 eV for oxygen) in the same 
spectrum. The energy resolution – the half height width of the zero-loss peak – results in this 
configuration is 1.2 eV. The 3D spectrum image datacubes were acquired with a pixel size of 0.08 
nm and pixel time of 0.02s in fast spectroscopy mode. Carbon and oxygen elemental maps are 
extracted using a power-law background subtraction and 30eV signal windows. TEM samples were 
prepared by mechanical polishing followed by low energy (0.5 keV) ion milling and 72 hours in a 
high temperature (150°C) degassing station under vacuum condition (10-7 hPa). Finally, the lamella 
was treated for 60 s in plasma O2 to remove the residual surface carbon contamination (see 
supplementary material S.1). The sample was prepared in the direction orthogonal to the surface 
steps related to the off-axis substrate in order to get flat and clean images of the interface. 
RESULTS AND DISCUSSION 
Firstly, C-V measurements have been performed on lateral MOSFETs operating in “gate-
controlled-diode” (GCD) configuration19. In this operation mode, the source, drain, and body 
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electrodes of the MOSFET are grounded, while the gate electrode becomes the anode of the GCD. 
In this way, the minority carriers (electrons) are supplied to the p-well from the n-type regions 
(source and drain). This method allows to provide minority carrier in the MOSFET body region 
keeping the semiconductor nearly at the equilibrium during the transient capacitance measurements. 
Fig. 1 shows the C-V curves collected at 1kHz on the MOSFET in GCD configuration sweeping 
the gate bias from inversion (positive VG) toward accumulation (negative VG) and backward. In Fig. 
1, a hysteresis between the forward and backward gate bias sweeps in a lateral MOSFET operated in 
GCD configuration is clearly visible. In previous works, it has been shown that the hysteresis 
between the forward and backward curves is partially ascribed to the presence of slow NIOTs in the 
system and fast interface states close to the valence band edge of the p-type SiC20,21. It can be 
argued that the system tries to reach the equilibrium, at each gate bias value of the sweep, in a 
certain time. Thus, as shown in Fig. 1, the hysteresis between the C-V curves tends to be eliminated 
and the variation is given by a transient capacitance at fixed VG. 
Fig. 2a shows the schematic procedure to collect the transient capacitance (C-t) measurement. 
The MOSFET is kept in inversion at VG=+15V for 120s. Then, the gate is biased at the 
measurement value Vmeas (i.e., the flat band voltage VFB= - 6V) for the measurement time. Thus, the 
C(t) curve, shown in Fig. 2b can be collected. 
According to Fujino and Kita17– that have successfully employed the method on 4H-SiC MOS 
capacitors – the trapping/detrapping of the NIOTs produces a transient capacitance C(t) (collected in 
this work from t=0s and t=600s) that can be described by extended-Debye relaxation model 22 using 
the equation:  
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where C(t) is the capacitance at each time, Ceq is the capacitance at the equilibrium (i.e, after 
600s in our case), τeff is the characteristic tunneling time needed for the carrier transport back and 
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forth from the NIOTs and the semiconductor and 0<β<1 is a fitting parameter17. Indeed, the 
characteristic tunneling time is related to the spatial location of the NIOTs with respect to the 
SiO2/SiC interface. 
Eq. 1 can be rewritten in terms of ΔC/ΔC0 in order to compare transient capacitance data 
saturating at different Ceq values, as it occurs by changing the measurement temperature. Fig. 3 
shows the experimental transient capacitance ΔC/ΔC0 collected at different temperatures i.e.  –30°C 
up to +100°C. The experimental data collected at each temperature can be fitted using Eq.1. The fits 
are also reported in Fig. 3 as dashed lines. Interestingly, the fitting of the experimental data resulted 
in the same characteristic tunnelling time τeff ≈ 15s at all temperatures (from – 30°C up to +100°C). 
A constant characteristic time τeff indicates the occurrence of a temperature-independent relaxation 
mechanism, which in turn is the proof that a tunneling mechanism rules the discharge of the NIOTs. 
It has to be emphasized that the measured τeff represents the time needed to discharge the deepest 
NIOTs involved in the capacitance transient of an unknown distribution of defects within the SiO2.  
Fig. 4a shows the variation of the NIOTs relaxation time vs the gate bias at room temperature. 
This behaviour motivates why the C-t measurements at different temperature (from -30°C up to 
+100°C) were carried out at VG=-6V (Fig.3). As shown in Fig. 4a, at VG=-6V there is a minimum 
for the relaxation time (τ=15s) that indicates the alignment between the NIOTs level and the Fermi 
level (see Fig. 4b). In fact, such alignment can minimize the tunnelling time for the electron from 
the NIOTs site to the semiconductor. Furthermore, Fig. 4b shows the MOS band diagram including 
the fast interface traps (Dit) and the slow NIOTs. Typically, the Dit relaxation time is in the 10-100 
µs range. Hence, the Dit relaxation time is much shorter than those experimental relaxation times 
shown in Fig. 4a that consequently are associated to the NIOTs. 
To get further insight into the chemical nature of the NIOTs responsible of the transient 
capacitance just shown before, sub-Ångström resolution STEM analyses combined with EELS have 
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been used to monitor the chemical environment of the first nanometer of insulator from the 4H-SiC 
interface. 
Figs.5a shows the high resolution cross-section dark field (DF) of the SiO2/4H-SiC interface 
under investigation. Fig. 5b shows the spectrum image signal DF of the SiO2/4H-SiC and the 
simultaneously collected elemental maps derived from EELS spectra. In particular, Fig. 5b shows 
the superimposed carbon, oxygen and nitrogen maps collected in the scanned region. The 
information on the composition can be interpreted averaging the signal on all the scanned lines. The 
results are depicted in Fig. 5c. The first step of our analysis was the precise identification of the 
SiO2/4H-SiC interface. Looking at the DF signal – taken from Fig.5b –  across the scanned region 
(dark line in Fig. 5c) 2.5 Å spaced periodic peaks can be observed. The position of the SiO2/4H-SiC 
interface, i.e., where the SiC crystal starts to be oxidized, was assumed to be at the last (ideal) 
crystalline 4H-SiC plane. This position is labeled as the origin of the X-axis. 
The chemical element profiling shows also the presence of nitrogen atoms segregated at the 
interface of the 4H-SiC and SiO2. This result confirms the occurrence of nitrogen incorporation in 
the 4H-SiC during POA, which is known to induce a “counter doping” effect in the channel 
region23,24. On the other hand, a peak is visible in the DF signal profile on the SiO2 side of the 
interface. This DF peak, having a lower intensity compared with those belonging to the 4H-SiC bulk 
substrate, represents the partially ordered silicon atoms of the insulating SiO2 layer.  
The above scenario was further confirmed looking at the EELS sub-stoichiometric SiOx map 
obtained using a 4 eV energy window between 99 and 103 eV (Fig. 5c). In fact, in this energy range 
only the silicon atoms not completely surrounded by oxygen can give a contribution to the EELS 
spectrum above the detection limit. On the other hand, purely oxidized Si+4 oxidized atoms 
contribute to the EELS only at an energy larger than 104 eV. Here, it is possible to notice the 
progressive change in the SiOx and oxygen profiles across the SiO2/4H-SiC interface, thus 
suggesting the presence of a Non-Abrupt (NA) SiO2/4H-SiC interface with a non-ideal stoichiometry 
(sub-oxidized) composed of residual non-fullyoxidized SiC plane. As a consequence, the carbon 
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profile shows a decreasing tail within the oxide that is wider than one nanometer. Following these 
experimental results, we can associate the NA interface to a partial substitution of carbon atoms 
both by oxygen and nitrogen atoms, leaving a complex mixture of Si, C, N and O species.  
The resulting carbon profile (Fig. 5c ) – that is 2-3 SiC atomic planes wide – can be correlated to 
the electrical active defects (NIOTs) responsible of the transient capacitance discussed before. In 
particular, in the following section, the electrical behavior of the NIOTs and the chemical 
composition of the NA interface will be correlated. 
Paulsen et al. 25 described the relaxation time τ(x) of traps located at a distance x from the 
semiconductor interface using the following equations: 
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 where ϕB is the energy discontinuity between the semiconductor and the oxide, m1* and m2* are 
the effective masses for electrons in the oxide and semiconductor (because at the flat band voltage 
the negatively charged NIOTs release electrons via-tunnelling toward the semiconductor) 
respectively, and Ef, is the position of the Fermi level in the semiconductor. Furthermore, Dit is the 
interface state density close to the 4H-SiC valence band edge (for the details see the supplementary 
material S.2 referring to 19), ħ is the reduced Plank constant. Using the values of Dit reported in S.2 
and the literature values of m1* and m2* 26, Eq. 2 can be solved as a function of the distance x 
between the NIOTs and the SiO2/4H-SiC interface, as shown in Fig. 6. 
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Since we have early discussed that the NIOTs discharge occurs via-tunnelling mechanisms, those 
tunnelling events are independent no matter what is the position of the single trap with respect of 
the others. Thus, according to Eq. 2, the times needed to tunnel from a NIOTs at a certain distance 
x1 are much smaller than the times needed to tunnel a distance x2 if x1<x2. Hence, the 
experimentally measured effective relaxation time is due to the NIOTs deeper into the SiO2 matrix. 
(see Fig. 5c). Given the characteristic time obtained from the transient capacitance measurements 
(τeff ≈15s) it is possible to estimate the maximum distance between NIOTs and SiO2/4H-SiC 
interface involved in the experimental transient capacitance phenomena, namely, the thickness of 
the insulator responsible of the NIOTs discharge. According to Eq. 2, the τ(x) times can be 
calculated and depicted in Fig. 6. Considering the experimental value τeff ≈15s, a maximum 
tunneling distance from the 4H-SiC of 1.3 nm contributing to the capacitance transient (τeff) can be 
determined (Fig. 6). This result corroborates our hypothesis, i.e., that the region from 0 nm till 1.3 
nm within the SiO2, depicted as NA interface in Fig. 5c, is the one containing the C-based defects 
responsible of the transient capacitance effects.  
Fig. 7 shows the EELS spectra collected in three regions: at 3 nm far from the SiO2/4H-SiC 
interface in the bulk of the SiO2 (blue curve), at 3 nm far from the SiO2/4H-SiC interface in the bulk 
of the 4H-SiC (red curve), and in the NA interface region. Obviously, no carbon is detected in the 
SiO2 bulk (see also supplementary material S.1). On the other hand, the presence of a single peak at 
~292 eV (i.e., in the σ* region) in the bulk of the 4H-SiC can be used as a marker of the sp3 
hybridization. In the TL the presence of a π* plateau (rather than a sharp π* peak) is highlighted in 
Fig. 7. The simultaneous presence of the σ* peak and of the π* plateau suggests that a mixed sp2/sp3 
carbon hybridization is present in the NA interface transition region. Furthermore, the progressive 
variation of both the oxygen and silicon with different oxidation states within the NA interface 
region (Fig. 5c) are indicative of a complex scenario. In fact, according to qualitative EELS spectra 
simulations (see supplementary material S.3), a mixed sp2/sp3 carbon coordination with silicon, 
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oxygen and nitrogen can explain the experimental results shown in Fig.7. In literature, single-carbon 
related oxide defects in the SiO2/4H-SiC system have been debated27,28. More recently, ab-initio 
calculation also on carbon dimers C=C and also more complex defects (C-C=C) were presented29. 
However, further study on the mixed sp2 and sp3 carbon hybridizations coordinated with silicon, 
oxygen and nitrogen atoms are needed to understand the physics of the NIOTs and predict their role 
in the threshold voltage instabilities issue in 4H-SiC power MOSFETs. 
 
 
CONCLUSION 
In conclusion, in this paper the NIOTs in the SiO2/4H-SiC system were investigated by carrying 
out transient temperature dependent capacitance transient (C-t) measurements to estimate the 
characteristic decay-time of the electrically charged traps. The NIOTs relaxation is ruled via 
tunneling mechanisms. Using a extended-Debye relaxation model allowed us to determine a 
maximum depth of 1.3nm for the NIOTs responsible for the transient phenomena. The SiO2/4H-SiC 
interface has been chemically investigated employing EELS analyses. High resolution atomic 
profiling revealed a carbon containing non-stoichiometric SiOx layer, having thickness of about 1.3 
nm in the non-abrupt interface region. The EELS C-K edge spectra collected in the not-abrupt 
interface pointed out the possibility to have carbon in a mixed sp2/sp3 hybridization realistically 
coordinated with silicon, oxygen and nitrogen atoms. 
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Figure 1 Inversion-to-accumulation and backward 1kHz C-Vs of MOSFETs in gate controlled diode 
configuration. 
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Figure 2 (a) Schematic of the experimental procedure to collect the transient capacitance (b) signal C(t). 
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Figure 3 Experimental ΔC/ΔC0 vs time at different temperatures. The fits of the data using Eq. 1 are also 
reported. 
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Figure 4. (a) Relaxation time vs gate bias measured at room temperature. (b) Schematic MOS 
band diagram including the presence of fast Dit states and slow NIOTs states that resonate when are 
aligned to the Fermi level. 
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Figure 5. (a) High resolution dark field cross section STEM image across the SiO2/4H-SiC 
interface. (b) Carbon, Oxygen and Nitrogen superimposed EELS maps. (c) Dark Field, Silicon, 
Carbon, Oxygen and Nitrogen EELS spectra averaged on all the scanned line; Bulk SiC is 
highlighted in light blue and the Not-Abrupt interface region in orange. 
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Figure 6: Tunnelling time constant as a function of the depth between the NIOTs and the 
SiO2/4H-SiC interface, calculated using Eq. 2. The experimental value τeff=15s correspond to a 
depth x=1.3nm.  
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Figure 7. EELS Carbon spectra collected in the three different regions of the STEM lamella; in 
the SiC bulk (red), in the SiO2 (blue) and in the not-abrupt interface transition region (green). 
Energetic regions related to σ* and π* bounds are highlighted.  
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